Link to the University of Pittsburgh Homepage
Link to the University Library System Homepage Link to the Contact Us Form

Low-Power Wireless Distributed SIMD Architecture Concept: An 8051 Based Remote Execution Unit

Sai, Vyasa (2013) Low-Power Wireless Distributed SIMD Architecture Concept: An 8051 Based Remote Execution Unit. Doctoral Dissertation, University of Pittsburgh. (Unpublished)

PDF (saiVyasa_etdPitt2013)
Updated Version

Download (6MB) | Preview


Power has become a critical aspect in the design of modern wireless systems, especially in passive device nodes such as Radio Frequency Identification (RFID) tags, sensor nodes etc. Passive RFID tags in particular use simple logic that is used to respond with a unique code or data to identify objects when queried by an interrogator, whereas wireless passive sensor devices use microcontrollers for sensor data processing. There is a need for a Minimal Instruction Set Architecture (MISA) for such passive nodes with regard to low power. In this context, passive node capabilities need to be explored, possibly to suit target applications, in order to enable more than just identification and perhaps less than those of a conventional microcontroller Instruction Set Architecture (ISA).

This dissertation research demonstrates a low-power wireless distributed processor architecture concept. The data and program instructions are stored on a powered interrogator providing wireless supervisory control for the remote passive node that has a basic processing core called the remote execution unit (REU). The interrogator and the passive node (REU) combination can be viewed as a complete processor or as multiple processing units forming the basis for a wireless distributed Single Instruction Multiple Data (SIMD) processor.

This research introduces and investigates the REU architecture using an 8051-MISA with the goal of reducing power consumption of the system. A novel low power data-driven symbol decoder-CRC along with the 8051-MISA based execution core design form the frontend and core part of the REU architecture. Clocked and asynchronous digital logic implementations of the REU core design are presented and correspondingly the power, area and speed comparisons are also provided.

Lack of strong support by commercial CAD tools is a major hurdle for synthesis of asynchronous designs. This research also presents a high-level design flow used to implement the asynchronous logic for the REU using traditional clocked CAD flows. This research work demonstrates immense potential to realize low power wireless passive sensor nodes for biomedical, automation, environmental, etc., applications especially while providing the basis for a programmable passive remote unit for distributed processing.


Social Networking:
Share |


Item Type: University of Pittsburgh ETD
Status: Unpublished
CreatorsEmailPitt UsernameORCID
Sai, Vyasavys1@pitt.eduVYS1
ETD Committee:
TitleMemberEmail AddressPitt UsernameORCID
Committee ChairMickle, Marlinmickle@pitt.eduMICKLE
Committee MemberCain, Jamesjtc@pitt.eduJTC
Committee MemberChen,
Committee MemberLevitan, Stevenlevitan@pitt.eduLEVITAN
Committee MemberNorman, Bryanbanorman@pitt.eduBANORMAN
Date: 25 September 2013
Date Type: Publication
Defense Date: 27 February 2013
Approval Date: 25 September 2013
Submission Date: 7 March 2013
Access Restriction: 5 year -- Restrict access to University of Pittsburgh for a period of 5 years.
Number of Pages: 159
Institution: University of Pittsburgh
Schools and Programs: Swanson School of Engineering > Computer Engineering
Degree: PhD - Doctor of Philosophy
Thesis Type: Doctoral Dissertation
Refereed: Yes
Uncontrolled Keywords: Low Power,8051,Remote Execution Unit
Date Deposited: 26 Sep 2014 05:00
Last Modified: 25 Sep 2018 05:15


Monthly Views for the past 3 years

Plum Analytics

Actions (login required)

View Item View Item