Link to the University of Pittsburgh Homepage
Link to the University Library System Homepage Link to the Contact Us Form

Linearization of The Timing Analysis and Optimization of Level-Sensitive Circuits

Taskin, Baris (2003) Linearization of The Timing Analysis and Optimization of Level-Sensitive Circuits. Master's Thesis, University of Pittsburgh. (Unpublished)

Primary Text

Download (444kB) | Preview


This thesis describes a linear programming (LP) formulation applicable to the static timing analysis of large scale synchronous circuits with level-sensitive latches. The automatic timing analysis procedure presented here is composed of deriving the connectivity information, constructing the LP model and solving the clock period minimization problem of synchronous digital VLSI circuits. In synchronous circuits with level-sensitive latches, operation at a reduced clock period (higher clock frequency) is possible by takingadvantage of both non-zero clock skew scheduling and time borrowing. Clock skew schedulingis performed in order to exploit the benefits of nonidentical clock signal delays on circuit timing. The time borrowing property of level-sensitive circuits permits higher operating frequencies compared to edge-sensitivecircuits. Considering time borrowing in the timing analysis, however, introduces non-linearity in this timing analysis. The modified big M (MBM) method is defined in order to transform the non-linear constraints arising in the problem formulation into solvable linear constraints. Equivalent LP model problemsfor single-phase clock synchronization of the ISCAS'89 benchmark circuits are generated and these problems are solved by the industrial LP solver CPLEX. Through the simultaneous application of time borrowing and clock skew scheduling, up to 63% improvements are demonstrated in minimum clock period with respect to zero-skew edge-sensitive synchronous circuits. The timing constraints governing thelevel-sensitive synchronous circuit operation not only solve the clock period minimization problem but also provide a common framework for the general timing analysis of such circuits. The inclusion of additional constraints into the problem formulation in order to meet the timing requirements imposed by specific applicationenvironments is discussed.


Social Networking:
Share |


Item Type: University of Pittsburgh ETD
Status: Unpublished
CreatorsEmailPitt UsernameORCID
ETD Committee:
TitleMemberEmail AddressPitt UsernameORCID
Committee ChairKourtev, Ivan
Committee MemberMickle, Marlin Hmickle@engr.pitt.eduMICKLE
Committee MemberLevitan, Steven Psteve@engr.pitt.eduLEVITAN
Date: 8 May 2003
Date Type: Completion
Defense Date: 28 March 2003
Approval Date: 8 May 2003
Submission Date: 18 April 2003
Access Restriction: No restriction; Release the ETD for access worldwide immediately.
Institution: University of Pittsburgh
Schools and Programs: Swanson School of Engineering > Electrical Engineering
Degree: MSEE - Master of Science in Electrical Engineering
Thesis Type: Master's Thesis
Refereed: Yes
Uncontrolled Keywords: Digital synchronous VLSI circuits; Linear Programming; Optimization; Static Timing Analysis
Other ID:, etd-04182003-153835
Date Deposited: 10 Nov 2011 19:38
Last Modified: 19 Dec 2016 14:35


Monthly Views for the past 3 years

Plum Analytics

Actions (login required)

View Item View Item