Du, Yu
(2015)
Mitigating Limited PCM Write Bandwidth and Endurance in Hybrid Memory Systems.
Doctoral Dissertation, University of Pittsburgh.
(Unpublished)
![[img]](http://d-scholarship.pitt.edu/style/images/fileicons/application_pdf.png)  Preview |
|
PDF (fixed text overflow outside the margin)
Submitted Version
Download (2MB)
|
Abstract
With the rise of big data and cloud computing, there is increasing demand on memory capacity to solve problems of large sizes and consolidate computation tasks. For large capacity memory systems, DRAM is a significant source of energy consumption. Non-volatile memory, such as Phase-Change Memory (PCM), is a promising technology for constructing energy-efficient memory. Unlike DRAM, PCM has negligible background (static) power and allows high density packaging. But PCM also has limited write bandwidth and write endurance. Hybrid memory systems have been proposed to combine the high-density and low standby power of PCM with the good write performance of DRAM.
This thesis addresses two challenges which are unique to hybrid memory systems. The first challenge is the limited PCM bandwidth, which can become a performance bottleneck. The second challenge is the non-contiguous physical memory due to retired memory pages. Since PCM cells have limited write endurance, it is inevitable to gradually have increased number of uncorrectable errors during the lifetime. Memory pages that have detected errors are normally retired by the OS, which create unusable “holes” in the physical memory. These unusable holes make it difficult to construct traditional superpages, which can incur significant performance overhead.
In this thesis, I propose three solutions to address these two challenges. First, I observed that an unbalanced distribution of modified data bits among PCM chips significantly increases PCM write time and hurts effective write bandwidth. I propose new XOR-based mapping schemes between program data bits and PCM cells to improve PCM write throughput by spreading modified data bits evenly among PCM chips. Second, I propose a compressed DRAM cache scheme to improve DRAM effective capacity and reduce write traffic to PCM. A new adaptive delta-compression technique for modified data is used to achieve a large compression ratio. Third, I propose Gap-tolerant Sequential Mapping, a new memory page mapping scheme, to construct superpages from non-contiguous physical memory. The proposed three solutions have simple and practical designs, and can be easily adopted in future hybrid memory systems.
Share
| Citation/Export: |
|
| Social Networking: |
|
Details
| Item Type: |
University of Pittsburgh ETD
|
| Status: |
Unpublished |
| Creators/Authors: |
|
| ETD Committee: |
|
| Date: |
18 June 2015 |
| Date Type: |
Publication |
| Defense Date: |
8 April 2015 |
| Approval Date: |
18 June 2015 |
| Submission Date: |
10 April 2015 |
| Access Restriction: |
No restriction; Release the ETD for access worldwide immediately. |
| Number of Pages: |
117 |
| Institution: |
University of Pittsburgh |
| Schools and Programs: |
Dietrich School of Arts and Sciences > Computer Science |
| Degree: |
PhD - Doctor of Philosophy |
| Thesis Type: |
Doctoral Dissertation |
| Refereed: |
Yes |
| Uncontrolled Keywords: |
non-volatile memory, phase change memory, hybrid memory system, bit mapping, memory compression, delta compression, write endurance, superpage,
cache storage, storage management, gap-tolerant sequential mapping, non-contiguous physical memory |
| Date Deposited: |
18 Jun 2015 15:53 |
| Last Modified: |
19 Dec 2016 14:42 |
| URI: |
http://d-scholarship.pitt.edu/id/eprint/24632 |
Metrics
Monthly Views for the past 3 years
Plum Analytics
Actions (login required)
 |
View Item |
![[feed]](/images/feed-icon-32x32.png){kind=icon}