Greene, Charles Edward
(2003)
On-chip Impedance Transformations for a Standard CMOS Process.
Master's Thesis, University of Pittsburgh.
(Unpublished)
Abstract
On-chip impedance matching has become a major focus as companies and institutions move closer to a complete System on a Chip (SoC). With limited design area, it is important to obtain maximum power transfer to the required load. This research presents commonly used impedance matching techniques and extends them to include on-chip networks. These networks have inherent problems caused by the common substrate. It will be shown that the resulting parasitics can be calculated to allow analysis and manipulation of the overall design. It will also be demonstrated that the use of on-chip inductors will cause severe mismatch and loss due to their low quality factors. Finally, test networks will be fabricated in a 1.5-micron process to show the validity of the concepts presented.
Share
Citation/Export: |
|
Social Networking: |
|
Details
Item Type: |
University of Pittsburgh ETD
|
Status: |
Unpublished |
Creators/Authors: |
|
ETD Committee: |
|
Date: |
11 March 2003 |
Date Type: |
Completion |
Defense Date: |
10 December 2002 |
Approval Date: |
11 March 2003 |
Submission Date: |
4 December 2002 |
Access Restriction: |
No restriction; Release the ETD for access worldwide immediately. |
Institution: |
University of Pittsburgh |
Schools and Programs: |
Swanson School of Engineering > Electrical Engineering |
Degree: |
MSEE - Master of Science in Electrical Engineering |
Thesis Type: |
Master's Thesis |
Refereed: |
Yes |
Uncontrolled Keywords: |
Impedance Matching; On-chip Matching; Substrate Parasitics |
Other ID: |
http://etd.library.pitt.edu/ETD/available/etd-12042002-112728/, etd-12042002-112728 |
Date Deposited: |
10 Nov 2011 20:07 |
Last Modified: |
19 Dec 2016 14:37 |
URI: |
http://d-scholarship.pitt.edu/id/eprint/10008 |
Metrics
Monthly Views for the past 3 years
Plum Analytics
Actions (login required)
|
View Item |