ETD

A 64-WAY HYPERCUBE INTERCONNECTED SINGLE INSTRUCTION, MULTIPLE DATA ARCHITECTURE FOR FIELD PROGRAMMABLE GATE ARRAYS

Public Deposited
Analytics
Title
  • A 64-WAY HYPERCUBE INTERCONNECTED SINGLE INSTRUCTION, MULTIPLE DATA ARCHITECTURE FOR FIELD PROGRAMMABLE GATE ARRAYS
Date modified
  • 08/11/2025
Creator
Abstract
  • The architecture of modern FPGAs contain over one thousand 512-bit memory banks, over five hundred 4k-bit memory banks, and over one hundred thousand logic elements. This inherent parallelism of an FPGA makes it an ideal platform for a multiprocessor architecture. In addition to embedded memory, hundreds of ASIC multipliers are embedded into modern FPGA architectures. This thesis introduces three Single-Instruction-Multiple-Data architectures comprised of 2, 4, 8, 16, 32, 64 and 88 processing elements. The first architecture uses configurable logic to implement the processing elements while second and third architectures are built around ASIC multipliers and use configurable logic to implement customizable instruction. All of the architectures described in this thesis are controlled by a central instruction stream. The 64 interconnected processor SIMD design operates at 94 MHz, and utilizes 73% of the DSP blocks available in the Altera Stratix EPS80F1508C6 device but only 24% of the look-up table logic. The remaining 76% of the logic cells are available for custom instructions.
Administrative Note
Date created
Identifier
Keyword
Language
Resource type
Degree discipline
  • Electrical Engineering
Degree grantor
  • University of Pittsburgh
Degree level
  • Masters
Degree name
  • Master of Science in Electrical Engineering
Rights statement

MLA citation style (9th ed.)

Werger, Katrina Jean-Marie. A 64-way Hypercube Interconnected Single Instruction, Multiple Data Architecture For Field Programmable Gate Arrays. . 2004. d-scholarship.pitt.edu/concern/etds/c500e64c-515d-476d-8466-2cb2ec752630.

APA citation style (7th ed.)

W. K. Jean-marie. (2004). A 64-WAY HYPERCUBE INTERCONNECTED SINGLE INSTRUCTION, MULTIPLE DATA ARCHITECTURE FOR FIELD PROGRAMMABLE GATE ARRAYS. https://d-scholarship.pitt.edu/concern/etds/c500e64c-515d-476d-8466-2cb2ec752630

Chicago citation style (CMOS 17, author-date)

Werger, Katrina Jean-Marie. A 64-Way Hypercube Interconnected Single Instruction, Multiple Data Architecture For Field Programmable Gate Arrays. 2004. https://d-scholarship.pitt.edu/concern/etds/c500e64c-515d-476d-8466-2cb2ec752630.

Note: These citations are programmatically generated and may be incomplete.

In Collection:
Thumbnail Title Date Uploaded Visibility Actions
9939_wergerk.pdf 9939_wergerk.pdf 2025-08-11 Public Download